

UNITED STATES PATENT APPLICATION  
FOR

**SELECTIVE EXPANSION OF HIGH-LEVEL DESIGN LANGUAGE MACROS FOR  
AUTOMATED DESIGN MODIFICATION**

INVENTORS:

GREGORY HIBDON  
a citizen of the United States, residing at  
108 SEERPREEN WAY  
FOLSOM, CALIFORNIA 95630

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
12400 WILSHIRE BOULEVARD  
SEVENTH FLOOR  
LOS ANGELES, CA 90025-1026  
(303) 740-1980

EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number: EL750127621US

Date of Deposit: December 30, 2000

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service  
"Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has  
been addressed to the Commissioner of Patents and Trademarks, Washington, D. C. 20231

Heather S. South  
(Typed or printed name of person mailing paper or fee)

Heather S. South  
(Signature of person mailing paper or fee)

12/30/00  
(Date signed)

**SELECTIVE EXPANSION OF HIGH-LEVEL DESIGN LANGUAGE MACROS FOR AUTOMATED  
DESIGN MODIFICATION**

**FIELD OF THE INVENTION**

The invention relates generally to the field of design-for-test (DFT) and scan insertion. More particularly, the invention relates to selectively expanding macros within a hardware description language (HDL) in a context sensitive manner.

**BACKGROUND OF THE INVENTION**

Complex Very Large Scale Integration (VLSI) designs such as microprocessors are typically designed in HDL. A design represented in such an HDL is then translated into circuitry to be etched onto silicon. A common practice during design is to insert test points to allow more efficient testing of the device. The inserted cells can be checked during testing to verify smaller circuits within the larger design and thereby provide a more effective and efficient means of testing the device. Scan insertion is a standard design-for-test (DFT) method that enables structural test generation in such a manner.

There are various standard software tools used by chip designers to insert scan cells for selected signals into the HDL design files comprising a microprocessor design. Currently, these scan insertion tools require HDL design files to be run through a preprocessing program similar to a C language preprocessor that handles compile time variable processing and expansion of HDL macro constructs prior to the scan insertion process. In addition to complexity and performance limitations, one of the significant disadvantages of current scan insertion tools is

that the resulting scan inserted HDL design files look very different from the chip designer’s original design files due to the wholesale changes made by the preprocessor. Having design files that look so “foreign” to the designer makes verification and debugging of the designs much more difficult.

DFT insertion, such as insertion of scan cells, into HDL can be performed in different ways by the standard software tools. Some tools highlight the HDL segment that needs to be modified and use smart editors that understand HDL and the DFT context. Although such tools exist in the industry, this method still requires significant effort whenever DFT requirements change. Other tools preprocess the HDL and insert DFT into the preprocessed HDL. Although this method makes the insertion a simpler problem, the resulting HDL does not look similar to the original HDL design making it hard to debug.

## BRIEF DESCRIPTION OF THE DRAWINGS

The appended claims set forth the features of the invention with particularity. The invention, together with its advantages, may be best understood from the following detailed description taken in conjunction with the accompanying drawings of which:

**Figure 1** is a block diagram of a typical computer system upon which one embodiment of the present invention may be implemented;

**Figure 2** is a block diagram of a high level architectural view of selective expansion of HDL macros according to one embodiment of the present invention;

**Figure 3** is a flowchart of tokenizer module processing according to one embodiment of the present invention;

**Figure 4** is a flowchart of “as if” parser processing according to one embodiment of the present invention;

**Figure 5** is a block diagram of a token object according to one embodiment of the present invention;

**Figure 6** is a block diagram illustrating an example of the use of multifaceted tokens according to one embodiment of the present invention;

**Figure 7** is a block diagram illustrating results of tokenization as seen by an as if parser and an output module according to one embodiment of the present invention; and

**Figure 8** is a flow diagram illustrating file output module processing according to one embodiment of the present invention.

## DETAILED DESCRIPTION OF THE INVENTION

A method and apparatus are described for selective expansion of HDL macros for automated design modification. According to one embodiment of the present invention, the selective expansion of HDL macros allows for insertion of scan cells for selected signals into HDL design files representing a hardware design, such as the design of a microprocessor, while making the modified file look as much as possible like the chip designer's original HDL file by using an "as if" approach to parsing HDL design macros, multifaceted parser tokens, and a three-tiered token list. In order to make the modified file look as much as possible like the chip designer's original HDL file, all text except the required changes are preserved from the original file. To accomplish this, the parsing program used by the HDL scan insertion tool creates lists of tokens that record everything including spaces, tabs, and comments. Then to perform the modifications to the HDL, the token lists, representing "lines" from the HDL file, are modified before they are written back out as the updated scan inserted HDL file.

In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without some of these specific details. In other instances, well-known structures and devices are shown in block diagram form.

The present invention includes various steps, which will be described below. The steps of the present invention may be performed by hardware components or may be embodied in machine-executable instructions, which may be used to cause a general-purpose or special-purpose processor or logic circuits programmed with the instructions to perform the steps. Alternatively, the steps may be performed by a combination of hardware and software.











from the HDL file 205 and passes them to the HDL parser module 240. The processing of the tokenizer module 210 will be discussed in greater detail below with reference to figure 3.

The HDL parser module 240 is presented with a stream of tokens from the tokenizer module “as if” all the macros have been expanded. This allows the parsing to be separated from the problem of selective macro expansion. The parsing program therefore sees only the expanded macros. The “as if” parsing process is discussed in greater detail below with reference to figure 4.

After the “as if” parsing process, the HDL parser module 240 then passes the parsed tokens to the scan insertion module 245 that inserts the scan commands. The file output module 250 is presented with a stream of tokens as if the scan macros have been expanded and non-scan related macros have not been expanded. Consequently, as will be described further below, the file output module 250 and the HDL parser module 240 may have different perspectives of the token stream, thereby providing an appropriate view of the token stream based on the context of its usage. The file output module 250 then writes the scan inserted HDL into a file 255. Using this method of scan insertion employing context sensitive macro expansion, a software tool can insert scan commands into an HDL design file in a way that preserves the text of the original file.

Figure 3 is a flowchart of tokenizer module processing according to one embodiment of the present invention. As mentioned above, the tokenizer module 210 first reads a line from the input file at processing block 305. If tokens are found in the input file at decision block 310, a determination is made in decision blocks 315 and 325 regarding from where the next token should be read. If at decision block 315 tokens are found in the lookahead buffer, the next token will be read from this buffer at processing block 320. Otherwise, if at decision block 325 tokens

are found in the expanded macro list, the next token will be read from this list at processing block 330. If no tokens are found in the lookahead buffer or the expanded macro list at decision blocks 315 and 325 respectively, the next token will be taken from the input file at processing block 335. The next token is then passed to the “as if” parser processing at processing block 340.

Figure 4 is a flowchart of “as if” parser processing according to one embodiment of the present invention. Initially, a determination is made at decision block 405 whether the token is a macro name. If the token is a macro name, the token is recursively expanded and added to the expanded macro list at processing block 410. As explained above, the tokenizer module 210 created multifaceted tokens that cause the parser module 240 to see an expanded token stream representing scan related macros and cause non-scan related expansions to be transparent to the file output module 250.

Further decisions are made at decision blocks 415, 425 and 435 based on the type of token found. If the token is found to be an end-of-line character at decision block 415, the input line of tokens is processed at processing block 420. If the token is found to be anything other than a symbol at decision block 425, the token is added to the current line token list at processing block 430. If the token is a symbol and at decision block 435 is determined to be a symbol that begins a macro definition, the macro name and definition are recorded and the token is added to the lookahead buffer at processing block 440. If the symbol does not begin a macro definition, the token is added to the current line token list at processing block 445.

By using a tokenizing module in conjunction with an “as if” parser as described above, the lower level complexity is separated from the parsing. The HDL parsing program is presented with a stream of tokens by the tokenizing module “as if” all the macros have been expanded. This allows the parsing to be separated from the problem of selective macro expansion. The parsing program sees only the expanded macros.

This multi view approach allows for fully expanding the HDL macros, but only writing out the portions that involve scan related changes thus preserving as much as possible the appearance of the original HDL design file. Tokens can also be “hidden” from the HDL parser by turning them into white space for the HDL parser. These hidden tokens are still present in the token stream, only hidden from the HDL parser. Therefore, if a macro requires no scan related changes and does not need to be expanded, the original macro is preserved and is available to be written out.

Figure 5 is a block diagram of a token object according to one embodiment of the present invention. This token object 505 includes a token type 510, a token string 515, an “IsScan” variable 520, a visibility variable 525, a macro argument index 530, a hidden token type 535, and a hidden token string 540. In this example, the token type 510 can be symbol, whitespace, operator, or quote among others. The token string 515 is the actual text of the token. The “isScan” variable 520 represents whether this token is related to scan insertion. The visibility variable 525 represents which parts of the program may view the token such as the parser, the output module, or others. The macro argument index 530 is used for expanding HDL macros.

The hidden token type 535 is the type hidden from the parser. The hidden token string 440 is the text of the token hidden from the parser.

Figure 6 is a block diagram illustrating an example of the use of multifaceted tokens according to one embodiment of the present invention. In this example, assume that an HDL file contains the macro definition statement `DEFINE ASSIGN_X(x)=[y:=x]`. The HDL statement `ASSIGN_X(scanin)` would be parsed and produce a token list as illustrated in Figure 6. First, the `ASSIGN_X` would be recognized as a macro call 605 since the `DEFINE` statement would place it in a symbol table. The macro call tokens “(”, “scanin”, and “)” would be added to a macro call token list 610-620. The macro call would be expanded to the token list “y”, “:=”, and “scanin” 625-635 with the “x” formal argument replaced by the “scanin” actual argument 635.

Notice that the macro call is still present in the first four tokens 605-620 but has been turned into white space as far as the parser is concerned. That is, the parser does not see the hidden token strings. The parser sees the expanded form of the macro call and will process those tokens 625-645. If the expanded macro involves scan, then the expanded macro tokens 625-645 will be used to write the updated line to the HDL file. If the expanded macro does not involve scan, then the original macro call 605-620 and 640-645 will be written to the HDL file thereby preserving the original HDL line.

Additionally, for the sake of example, assume that the HDL file contained the definition statement `DEFINE CUBE_X(x) = [x*x*x]`. The HDL statement `ycubed := CUBE_X(y);` would be parsed and produce a token list as indicated in blocks 650-670. Since the macro does not relate to scan insertion, there are no hidden tokens and the macro is not expanded.

Figure 7 is a block diagram illustrating results of tokenization as seen by an as if parser and an output module according to one embodiment of the present invention. In this example, an input file 705 contains the definition statements `DEFINE ASSIGN X(x) = [y:=x]` and `DEFINE`

CUBE\_X(x) = [x\*x\*x]. Later in the input file 705 the statements ASSIGN\_X(SCANIN); and y cubed := CUBE\_X(y); are found. That is, the statement relating the ASSIGN\_X macro is scan related, the statement relating to the CUBE\_X macro is not scan related. As a result, the parser will see a token stream 710 containing the expanded form of the ASSIGN\_X macro and an unexpanded form of the CUBE\_X macro. The output module will see a token stream 715 containing unexpanded forms of both macros.

Figure 8 is a flow diagram illustrating file output module processing according to one embodiment of the present invention. In this example, a token is received from the scan insertion module at processing block 805. At decision block 810, a determination is made whether the token involves scan related changes. If the token is not scan related it is written to the output file at processing block 815. If the token is scan related processing jumps to block 820. At processing block 820, a determination is made whether more tokens are to be received from the scan insertion module. Processing continues in this manner until no tokens remain.